

FIG. 8A (Amendea)

(Prior Art)

-IG. 8B (Amended) (Prior Art)

entity Frm Is PORT (ARCHETETURE FSM of FSM IS BEGIN ... HOL cade For Form and restof the entity ... fsm-state(0 to 2) = ... signal 801 Embedded FSM: example FSM; clock; : (Fsm_state(oto 2)) state_vector : (50,51,52,53,54); \$: ('000', '001', '000', '011', '100' : (50=>56,50=>51,50=>52 -- !! end Fsm;

FIG. 8C (Amended)